Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP
نویسندگان
چکیده
Energy saving is becoming one of the major design issues in processor architectures with multiple functional units (FUs). Nested loops are usually the most critical part in multimedia and high-performance DSP systems. There is a tradeoff between power saving and performance, such as timing constraint and code size requirement, of nested loops. This paper studies how to minimize the total energy while satisfying performance requirement for applications with multidimensional nested loops. An algorithm, energy minimization with loop fusion and FU schedule (EMLFS), is proposed. We first use retiming and partition to fuse nested loops. Then we use novel FU scheduling algorithms to maximize energy saving without sacrificing performance. The experimental results show that the average improvement on energy saving is significant by using our EMLFS algorithm. © 2007 Elsevier Inc. All rights reserved.
منابع مشابه
Register-constrained Loop Scheduling for Optimizing Time and Memory Operations
Loop pipelining is a scheduling technique widely used to improve the performance of systems running scienti c applications, such as multimedia and DSP systems. These applications usually contain repetitive groups of operations represented by nested loops, categorized by multidimensional systems. Considerable research has been conducted to produce high throughput schedules under resource constra...
متن کاملEnergy Scheduling in Power Market under Stochastic Dependence Structure
Since the emergence of power market, the target of power generating utilities has mainly switched from cost minimization to revenue maximization. They dispatch their power energy generation units in the uncertain environment of power market. As a result, multi-stage stochastic programming has been applied widely by many power generating agents as a suitable tool for dealing with self-scheduling...
متن کاملLoop scheduling and bank type assignment for heterogeneous multi-bank memory
Many high-performance DSP processors employ multi-bank on-chip memory to improve performance and energy consumption. This architectural feature supports higher memory bandwidth by allowing multiple data memory accesses to be executed in parallel. However, making effective use of multi-bank memory remains difficult, considering the combined effect of performance and energy requirement. This pape...
متن کاملPower Analysis and Low - Power Scheduling Techniques
This paper describes the application of a measurement based power analysis technique for an embedded DSP processor. An instruction-level power model for the processor has been developed using this technique. Sig-niicant points of diierence have been observed between this model and the ones developed earlier for some general-purpose commercial microprocessors 1, 2]. In particular, the eeect of c...
متن کاملLoop Scheduling Algorithm for Timing and Memory Operation Minimization with Register Constraint
Loop pipelining is a scheduling technique widely used to improve the performance of systems running scientiic applications, such as multimedia and DSP systems. These applications usually contain repetitive groups of operations represented by nested loops, categorized by multi-dimensional systems. Considerable research has been conducted to produce high throughput schedules under resource constr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- J. Parallel Distrib. Comput.
دوره 68 شماره
صفحات -
تاریخ انتشار 2008